Serial Number: 10/010524

Filing Date: December 7, 2001

Title: ENABLING SPARSE REFRESH TECHNIQUES WITH CACHE-LIKE STRUCTURES THAT SNOOP FRAME BUFFER WRITES

Dkt: 884.607US1 (INTEL)

Assignee: Intel Corporation

## IN THE CLAIMS

Please amend the claims as follows:

(Currently Amended) A method, comprising:
 detecting a write command to a frame buffer;
 determining a region in the frame buffer associated with a frame buffer address in the
 write command, wherein the region spans more than one row of pixels; and
 determining whether the region is the same as a last-modified region.

- 2. (Original) The method of claim 1, further comprising:

  when the region is not the same as the last-modified region,

  sending the region to a display device associated with the frame buffer, and
  setting the last modified region to be the region.
- 3. (Original) The method of claim 1, further comprising:
  when the region is the same as the last-modified region, refraining from sending the region to the display device until a different region is detected.
- 4. (Original) The method of claim, wherein the write command is issued by a graphics engine to the frame buffer.
- 5. (Original) The method of claim 1, wherein the frame buffer comprises a plurality of regions each representing a plurality of pixels on a display device, and wherein the region is one of the plurality of regions.
- 6. (Original) The method of claim 5, wherein the plurality of regions represent the plurality of pixels in a rectangular shape on the display device.

N

Serial Number: 10/010524

Filing Date: December 7, 2001

Title: ENABLING SPARSE REFRESH TECHNIQUES WITH CACHE-LIKE STRUCTURES THAT SNOOP FRAME BUFFER WRITES

Page 3

Dkt: 884.607US1 (INTEL)

Assignee: Intel Corporation

7. (Original) The method of claim 6, wherein each of the plurality of regions represents a same number of pixels.

- 8. (Original) The method of claim 4, wherein the detecting is carried out by logic connected to the frame buffer and the graphics engine.
- 9. (Currently Amended) An apparatus, comprising: a graphics engine to:

generate a write command having an associated region in a frame buffer, wherein the region spans more than one row of pixels,

determine whether scan-out logic is accessing the associated region in the frame buffer, and

store the write command in memory associated with the graphics engine when the scan-out logic accesses the associated region in the frame buffer.

- 10. (Original) The apparatus of claim 9, wherein the graphics engine is further to: send the write command to the frame buffer when the scan-out logic is not accessing the associated region in the frame buffer.
- 11. (Original) The apparatus of claim 9, wherein the frame buffer comprises a plurality of regions each representing a plurality of pixels on a display device, and wherein the associated region is one of the plurality of regions.
- 12. (Currently Amended) An apparatus for writing to a display device, comprising:
  a frame buffer comprising a plurality of regions, wherein each region represents a
  respective plurality of pixels on the display device which spans more than one row of pixels; and

logic to accumulate writes by a graphics engine to one of the plurality of regions in the frame buffer until the graphics engine writes to another region of the plurality of regions in the frame buffer, wherein when the graphics engine writes to the another region, the logic is to cause the one region to be written to the display device.

2

Serial Number: 10/010524

Filing Date: December 7, 2001

Title: ENABLING SPARSE REFRESH TECHNIQUES WITH CACHE-LIKE STRUCTURES THAT SNOOP FRAME BUFFER WRITES

Dkt: 884.607US1 (INTEL)

Assignee: Intel Corporation

13. (Original) The apparatus of claim 12, wherein the logic comprises a plurality of D-type flip-flops.

14. (Original) The apparatus of claim 13, wherein one of the plurality of D-type flip-flops is to receive input of a region number of the one region and a clock input to be active when each of the respective writes occurs.

15. (Currently Amended) A signal-bearing medium comprising instructions, which when read and executed by a processor comprise:

accumulating writes by a graphics engine to one of a plurality of regions in a frame buffer, wherein the plurality of regions represent respective pixels on a display device which spans more than one row of pixels;

detecting that the graph cs engine has written to another region of the plurality of regions in the frame buffer; and

in response to the detecting causing the one region to be written to the display device.

- 16. (Original) The signal-bearing medium of claim 15, wherein the detecting further comprises converting frame buffer addresses in the writes to region numbers.
- 17. (Original) The signal-bearing medium of claim 15, wherein the causing further comprises:

instructing scan-out logic to copy the one region from the frame buffer to the display device asynchronously from the writes to the frame buffer.

18. (Currently Amended) An apparatus, comprising:

a first D-type flip-flop including

a first data input to indicate a region number of a region currently being written to a frame buffer wherein the region spans more than one row of pixels, and

a first clock input to be active when a write to the frame buffer has occurred.

A Syr

Serial Number: 10/010524 Filing Date: December 7, 2001

Title: ENABLING SPARSE REFRESH TECHNIQUES WITH CACHE-LIKE STRUCTURES THAT SNOOP FRAME BUFFER WRITES

Assignee: Intel Corporation

19. (Original) The apparatus of claim 18, further comprising:

a second D-type flip-flop, including

a second data input coupled to a first output of the first D-type flip-flop, and a second clock input coupled to a compare logic output.

20. (Original) The apparatus of claim 19, further comprising:

a third D-type flip-flop, comprising:

a third data input coupled to a second output of the second D-type flip-flop, and

a third clock input to be active when the write to the frame buffer has occurred.

21. (Original) The apparatus of claim 20, further comprising:

compare logic, comprising:

a first compare data input coupled to the second output of the second D-type flip-

flop, and

a second compare data input coupled to the first output of the first D-type flip-

flop.

22. (Original) The apparatus of claim 20, where the third D-type flip-flop further comprises:

a third output to indicate a region number of a region to be sent to a display device,

wherein the third output is connected to a scan-out logic, wherein the scan-out logic is connected

to a display device..

23. (Currently Amended) A An electronic device comprising:

a frame buffer comprising a plurality of regions each representing a respective plurality

of pixels on a display device that span more than one row of pixels;

a graphics engine to initiate writes to one of the plurality of regions in the frame buffer;

snoop logic to cause the frame buffer to accumulate the writes; and

scan-out logic to write the one of the plurality of tegions from the frame buffer to the

display device when instructed by the snoop logic.

20.

Serial Number: 10/010524

Filing Date: December 7, 2001

Title: ENABLING SPARSE REFRESH TECHNIQUES WITH CACHE-LIKE STRUCTURES THAT SNOOP FRAME BUFFER WRITES

Dkt: 884.607US1 (INTEL)

Page 6

Assignee: Intel Corporation

(Original) The electronic device of claim 23, wherein the snoop logic comprises a 24. plurality of Dtype flip-flops.

(Original) The electronic device of claim 24, wherein the D-type flip-flop further 25. comprises an exclusive-or gate.

(Currently Amended) An electronic device, comprising: 26.

a graphics engine to, for every respective modified region in a set of candidate regions,

copy the respective modified region from a frame buffer to a display,

when the respective modified region was written to during the copy, mark the

respective modified region as modified, and

when the respective modified region was not written to during the copy, mark the respective modified region as not modified, wherein the modified and candidate regions

span more than one row of pixels.

(Original) The electronic device of claim 26, wherein the set of candidates comprises all 27. regions that have not been written to during a most recent period of time.

28. (Original) The electronic device of claim 26, wherein the set of candidates comprises all regions except a number of most-recently whitten to regions.

(Original) The electronic device of claim 26, wherein the set of candidates comprises a 29. number of least-recently written to regions.

(Original) The electronic device of claim 26, wherein the set of candidates comprises all 30. regions being displaced from the frame buffer.